



from

WRITE GREAT CODE

Volume 2: Thinking Low-Level, Writing High-Level

ONLINE APPENDIX A

The Minimal 80x86 Instruction Set

by Randall Hyde



**NO STARCH
PRESS**

San Francisco

WRITE GREAT CODE, Volume 2. Copyright © 2006 by Randall Hyde. ISBN 1-59327-065-8.

All Rights Reserved. No part of this work may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or by any information storage or retrieval system, without the prior written permission of the copyright owner and the publisher.

No Starch Press and the No Starch Press logo are registered trademarks of No Starch Press, Inc. Other product and company names mentioned herein may be the trademarks of their respective owners. Rather than use a trademark symbol with every occurrence of a trademarked name, we are using the names only in an editorial fashion and to the benefit of the trademark owner, with no intention of infringement of the trademark.

For information on book distributors or translations, please contact No Starch Press, Inc. directly:

No Starch Press, Inc.

555 De Haro Street, Suite 250, San Francisco, CA 94107

phone: 415.863.9900; fax: 415.863.9950; info@nostarch.com; www.nostarch.com

The information in this online appendix is distributed on an "As Is" basis, without warranty. While every precaution has been taken in the preparation of this material, neither the author nor No Starch Press, Inc. shall have any liability to any person or entity with respect to any loss or damage caused or alleged to be caused directly or indirectly by the information contained in it.

Library of Congress Cataloging-in-Publication Data (Volume 1)

Hyde, Randall.

Write great code : understanding the machine / Randall Hyde.

p. cm.

ISBN 1-59327-003-8

1. Computer programming. 2. Computer architecture. I. Title.

QA76.6.H94 2004

005.1--dc22

2003017502

If you haven't purchased a copy of *Write Great Code, Volume 2: Thinking Low-Level, Writing High-Level* and would like to do so, please go to www.nostarch.com.

A

THE MINIMAL 80X86 INSTRUCTION SET



Although the 80x86 CPU family supports hundreds of instructions, few compilers actually use more than a few dozen of these instructions. Many of the instructions have become obsolete over time because newer instructions have reduced the need for older instructions. Some instructions, such as the Pentium's MMX and SSE instructions, simply do not correspond to functions you'd normally perform in an HLL. Therefore, compilers rarely generate these types of machine instructions (such instructions generally appear only in handwritten assembly language programs). Therefore, you don't need to learn the entire 80x86 instruction set in order to study compiler output. Instead, you only need to learn the handful of instructions that the compiler actually emits on the 80x86. That's the purpose of this appendix, to describe those few instructions compilers actually use.

A.1 add

The `add` instruction requires two operands: a source operand and a destination operand. It computes the sum of the values of these two operands and stores the sum back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the addition operation.

Table A-1: HLA Syntax for `add`

Instruction	Description
<code>add(constant, destreg);</code>	<code>destreg := destreg + constant</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>add(constant, destmem);</code>	<code>destmem := destmem + constant</code> destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>add(srcreg, destreg);</code>	<code>destreg := destreg + srcreg</code> destreg and srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
<code>add(srcmem, destreg);</code>	<code>destreg := destreg + srcmem</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
<code>add(srcreg, destmem);</code>	<code>destmem := destmem + srcreg</code> srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-2: Gas Syntax for `add`

Instruction	Description
<code>addb constant, destreg₈</code> <code>addw constant, destreg₁₆</code> <code>addl constant, destreg₃₂</code>	<code>destreg_n := destreg_n + constant</code> destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>addb constant, destmem₈</code> <code>addw constant, destmem₁₆</code> <code>addl constant, destmem₃₂</code>	<code>destmem_n := destmem_n + constant</code> destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>addb srcreg₈, destreg₈</code> <code>addw srcreg₁₆, destreg₁₆</code> <code>addl srcreg₃₂, destreg₃₂</code>	<code>destreg_n := destreg_n + srcreg_n</code> destreg _n and srcreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose registers, as specified by the suffix.
<code>addb srcmem₈, destreg₈</code> <code>addw srcmem₁₆, destreg₁₆</code> <code>addl srcmem₃₂, destreg₃₂</code>	<code>destreg_n := destreg_n + srcmem_n</code> destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, according to the suffix. srcmem _n can be any like-sized memory location.
<code>addb srcreg₈, destmem₈</code> <code>addw srcreg₁₆, destmem₁₆</code> <code>addl srcreg₃₂, destmem₃₂</code>	<code>destmem_n := destmem_n + srcreg_n</code> srcreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as specified by the suffix. destmem _n can be any like-sized memory location.

Table A-3: MASM/TASM Syntax for add

Instruction	Description
add destreg, constant	destreg := destreg + constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
add destmem, constant	destmem := destmem + constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
add destreg, srcreg	destreg := destreg + srcreg destreg and srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
add destreg, srcmem	destreg := destreg + srcmem destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register; srcmem can be any like-sized memory location.
add destmem, srcreg	destmem := destmem + srcreg srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-4: EFLAGS Settings for add

Flag	Setting
Carry	Set if the sum of the two values produces an unsigned overflow.
Overflow	Set if the sum of the two values produces a signed overflow.
Sign	Set if the sum of the two values has a one in its HO bit position.
Zero	Set if the sum of the two values is zero.

A.2 and

The `and` instruction requires two operands: a source operand and a destination operand. It computes the bitwise logical AND of the values of these two operands and stores the result back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the bitwise AND operation.

Table A-5: HLA Syntax for and

Instruction	Description
and(constant, destreg);	destreg := destreg AND constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
and(constant, destmem);	destmem := destmem AND constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
and(srcreg, destreg);	destreg := destreg AND srcreg destreg and srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.

Table A-5: HLA Syntax for and (continued)

Instruction	Description
and(srcmem, destreg);	destreg := destreg AND srcmem destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
and(srcreg, destmem);	destmem := destmem AND srcreg srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-6: Gas Syntax for and

Instruction	Description
andb constant, destreg ₈ andw constant, destreg ₁₆ andl constant, destreg ₃₂	destreg _n := destreg _n AND constant destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
andb constant, destmem ₈ andw constant, destmem ₁₆ andl constant, destmem ₃₂	destmem _n := destmem _n AND constant destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
andb srcreg ₈ , destreg ₈ andw srcreg ₁₆ , destreg ₁₆ andl srcreg ₃₂ , destreg ₃₂	destreg _n := destreg _n AND srcreg _n destreg _n and srcreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose registers, as specified by the suffix.
andb srcmem ₈ , destreg ₈ andw srcmem ₁₆ , destreg ₁₆ andl srcmem ₃₂ , destreg ₃₂	destreg _n := destreg _n AND srcmem _n destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, according to the suffix. srcmem _n can be any like-sized memory location.
andb srcreg ₈ , destmem ₈ andw srcreg ₁₆ , destmem ₁₆ andl srcreg ₃₂ , destmem ₃₂	destmem _n := destmem _n AND srcreg _n srcreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as specified by the suffix. destmem _n can be any like-sized memory location.

Table A-7: MASM/TASM Syntax for and

Instruction	Description
and destreg, constant	destreg := destreg AND constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
and destmem, constant	destmem := destmem AND constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
and destreg, srcreg	destreg := destreg AND srcreg destreg and srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
and destreg, srcmem	destreg := destreg AND srcmem destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
and destmem, srcreg	destmem := destmem AND srcreg srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-8: EFLAGS Settings for and

Flag	Setting
Carry	Always clear.
Overflow	Always clear.
Sign	Set if the result has a one in its HO bit position.
Zero	Set if the result is zero.

A.3 call

The `call` instruction requires a single operand. This instruction pushes the address of the instruction immediately following the `call` onto the 80x86 stack (see the discussion of the `push` instruction for a description of this operation). Next it transfers control to the address specified by the single operand and continues execution there. This instruction does not affect any flags.

Table A-9: HLA Syntax for `call`

Instruction	Description
<code>call label;</code> <code>call(label);</code>	Calls the subroutine that has the specified name (<code>label</code>) in the program.
<code>call(reg₃₂);</code>	Calls the subroutine at the address specified in the 32-bit register supplied as the single operand.
<code>call(mem₃₂);</code>	Calls the subroutine at the address held in the double-word memory location specified by the <code>mem₃₂</code> operand.

Table A-10: Gas Syntax for `call`

Instruction	Description
<code>call label</code>	Calls the subroutine that has the specified name (<code>label</code>) in the program.
<code>call *reg₃₂</code>	Calls the subroutine at the address specified in the 32-bit register supplied as the single operand.
<code>call *mem₃₂</code>	Calls the subroutine at the address held in the double-word memory location specified by the <code>mem₃₂</code> operand.

Table A-11: MASM/TASM Syntax for `call`

Instruction	Description
<code>call label</code>	Calls the subroutine that has the specified name (<code>label</code>) in the program.
<code>call reg₃₂</code>	Calls the subroutine at the address specified in the 32-bit register supplied as the single operand.
<code>call mem₃₂</code>	Calls the subroutine at the address held in the double-word memory location specified by the <code>mem₃₂</code> operand.

A.4 `clc`, `cmc`, `stc`

The `clc` instruction clears the carry flag setting in the EFLAGS register. The `cmc` instruction complements (inverts) the carry flag. The `stc` instruction sets the carry flag. These instructions do not have any operands.

Table A-12: HLA Syntax for `clc`, `cmc`, and `stc`

Instruction	Description
<code>clc()</code> ;	Clears the carry flag.
<code>cmc()</code> ;	Complements (inverts) the carry flag.
<code>stc()</code> ;	Set the carry flag.

Table A-13: Gas Syntax for `clc`, `cmc`, and `stc`

Instruction	Description
<code>clc</code>	Clears the carry flag.
<code>cmc</code>	Complements (inverts) the carry flag.
<code>stc</code>	Set the carry flag.

Table A-14: MASM/TASM Syntax for `clc`, `cmc`, and `stc`

Instruction	Description
<code>clc</code>	Clears the carry flag.
<code>cmc</code>	Complements (inverts) the carry flag.
<code>stc</code>	Set the carry flag.

A.5 `cmp`

The `cmp` instruction requires two operands: a left operand and a right operand. It compares the left operand to the right operand and sets the EFLAGS register based on the comparison. This instruction typically precedes a conditional jump instruction or some other instruction that tests the bits in the EFLAGS register.

Table A-15: HLA Syntax for `cmp`

Instruction	Description
<code>cmp(reg, constant)</code> ;	Compares <code>reg</code> against a constant. <code>reg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>cmp(mem, constant)</code> ;	Compares <code>mem</code> against a constant. <code>destmem</code> must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>cmp(leftreg, rightreg)</code> ;	Compares <code>leftreg</code> against <code>rightreg</code> . <code>leftreg</code> and <code>rightreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.

Table A-15: HLA Syntax for `cmp` (continued)

Instruction	Description
<code>cmp(reg, mem);</code>	Compares a register with the value of a memory location. reg must be an 8-bit, 16-bit, or 32-bit general-purpose register. mem can be any like-sized memory location.
<code>cmp(mem, reg);</code>	Compares the value of a memory location against the value of a register. reg must be an 8-bit, 16-bit, or 32-bit general-purpose register. mem can be any like-sized memory location.

Table A-16: Gas Syntax for `cmp`

Instruction	Description
<code>cmpb constant, reg₈</code> <code>cmpw constant, reg₁₆</code> <code>cmpl constant, reg₃₂</code>	Compares <code>reg_n</code> against a constant. <code>reg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>cmpb constant, mem₈</code> <code>cmpw constant, mem₁₆</code> <code>cmpl constant, mem₃₂</code>	Compares <code>mem_n</code> against a constant. <code>mem_n</code> must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>cmpb leftreg₈, rightreg₈</code> <code>cmpw leftreg₁₆, rightreg₁₆</code> <code>cmpl leftreg₃₂, rightreg₃₂</code>	Compares <code>rightreg_n</code> to <code>leftreg_n</code> . <code>rightreg_n</code> and <code>leftreg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose registers, as specified by the suffix.
<code>cmpb mem₈, reg₈</code> <code>cmpw mem₁₆, reg₁₆</code> <code>cmpl mem₃₂, reg₃₂</code>	Compares <code>reg_n</code> to <code>mem_n</code> . <code>reg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register, according to the suffix. <code>mem_n</code> can be any like-sized memory location.
<code>cmpb reg₈, mem₈</code> <code>cmpw reg₁₆, mem₁₆</code> <code>cmpl reg₃₂, mem₃₂</code>	Compares <code>mem_n</code> to <code>reg_n</code> . <code>reg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register, as specified by the suffix. <code>mem_n</code> can be any like-sized memory location.

Table A-17: MASM/TASM Syntax for `cmp`

Instruction	Description
<code>cmp reg, constant</code>	Compares <code>reg</code> against a constant. reg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>cmp mem, constant</code>	Compares <code>mem</code> against a constant. destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>cmp leftreg, rightreg</code>	Compares <code>leftreg</code> against <code>rightreg</code> . <code>leftreg</code> and <code>rightreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
<code>cmp reg, mem</code>	Compares a register with the value of a memory location. reg must be an 8-bit, 16-bit, or 32-bit general-purpose register. mem can be any like-sized memory location.
<code>cmp mem, reg</code>	Compares the value of a memory location against the value of a register. reg must be an 8-bit, 16-bit, or 32-bit general-purpose register. mem can be any like-sized memory location.

Table A-18: EFLAGS Settings for `cmp`

Flag	Setting
Carry	Set if the left (right for Gas) operand is less than the right (left for Gas) operand when performing an unsigned comparison.
Overflow	If the exclusive-OR of the overflow and sign flags is one after a comparison, then the first operand is less than the second operand when doing an unsigned comparison (for MASM/TASM and HLA, reverse the operands for Gas).
Zero	Set if the two values are equal.

A.6 `dec`

The `dec` (decrement) instruction requires a single operand. The CPU subtracts one from this operand. This instruction also sets several flags in the EFLAGS register, based on the result, but you should note that the flags are not set identically to the `sub` instruction.

Table A-19: HLA Syntax for `dec`

Instruction	Description
<code>dec(reg);</code>	<code>reg := reg - 1</code> reg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>dec(mem);</code>	<code>mem := mem - 1</code> mem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-20: Gas Syntax for `dec`

Instruction	Description
<code>decb reg₈</code>	<code>reg_n := reg_n - 1</code>
<code>decw reg₁₆</code>	<code>reg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>decl reg₃₂</code>	
<code>decb mem₈</code>	<code>mem_n := mem_n - 1</code>
<code>decw mem₁₆</code>	<code>mem_n</code> must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>decl mem₃₂</code>	

Table A-21: MASM/TASM Syntax for `dec`

Instruction	Description
<code>dec reg</code>	<code>reg := reg - 1</code> reg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>dec mem</code>	<code>mem := mem - 1</code> mem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-22: EFLAGS Settings for `dec`

Flag	Setting
Carry	Unaffected by the <code>dec</code> instruction.
Overflow	Set if subtracting one produces a signed underflow.

Table A-22: EFLAGS Settings for dec (continued)

Flag	Setting
Sign	Set if subtracting one produces a one in the HO bit position.
Zero	Set if subtracting one produces zero.

A.7 div

The `div` instruction takes a single operand. For an 8-bit operand (register or memory), the `div` instruction divides the 16-bit value in `AX` by that operand, producing the unsigned quotient in `AL` and the unsigned remainder in `AH`. For a 16-bit operand, the `div` instruction divides the 32-bit value in `DX:AX` (`DX` contains the HO word; `AX` contains the LO word), leaving the unsigned quotient in `AX` and the unsigned remainder in `DX`. For a 32-bit operand, the `div` instruction divides the 64-bit quantity in `EDX:EAX` (`EDX` contains the HO double word and `EAX` contains the LO double word) by the operand, leaving the unsigned quotient in `EAX` and the unsigned remainder in `EDX`. This instruction scrambles the flags in the `EFLAGS` register; you cannot rely on their values after executing a `div` instruction. This instruction raises an integer divide exception if you attempt a division by zero or if the quotient will not fit in `AL`, `AX`, or `EAX` (as appropriate).

Table A-23: HLA Syntax for `div`

Instruction	Description
<code>div(reg₈);</code>	<code>al := ax div reg₈</code> <code>ah := ax mod reg₈</code> <code>reg₈</code> must be an 8-bit general-purpose register.
<code>div(reg₁₆);</code>	<code>ax := dx:ax div reg₁₆</code> <code>dx := dx:ax mod reg₁₆</code> <code>reg₁₆</code> must be a 16-bit general-purpose register.
<code>div(reg₃₂);</code>	<code>eax := edx:eax div reg₃₂</code> <code>edx := edx:eax mod reg₃₂</code> <code>reg₃₂</code> must be a 32-bit general-purpose register.
<code>div(mem₈);</code>	<code>al := ax div mem₈</code> <code>ah := ax mod mem₈</code> <code>mem₈</code> must be an 8-bit memory location.
<code>div(mem₁₆);</code>	<code>ax := dx:ax div mem₁₆</code> <code>dx := dx:ax mod mem₁₆</code> <code>mem₁₆</code> must be a 16-bit memory location.
<code>div(mem₃₂);</code>	<code>eax := edx:eax div mem₃₂</code> <code>edx := edx:eax mod mem₃₂</code> <code>mem₃₂</code> must be a 32-bit memory location.

Table A-24: Gas Syntax for div

Instruction	Description
divb reg ₈	al := ax div reg ₈ ah := ax mod reg ₈ reg ₈ must be an 8-bit general-purpose register.
divw reg ₁₆	ax := dx:ax div reg ₁₆ dx := dx:ax mod reg ₁₆ reg ₁₆ must be a 16-bit general-purpose register.
divl reg ₃₂	eax := edx:eax div reg ₃₂ edx := edx:eax mod reg ₃₂ reg ₃₂ must be a 32-bit general-purpose register.
divb mem ₈	al := ax div mem ₈ ah := ax mod mem ₈ mem ₈ must be an 8-bit memory location.
divw mem ₁₆	ax := dx:ax div mem ₁₆ dx := dx:ax mod mem ₁₆ mem ₁₆ must be a 16-bit memory location.
divl mem ₃₂	eax := edx:eax div mem ₃₂ edx := edx:eax mod mem ₃₂ mem ₃₂ must be a 32-bit memory location.

Table A-25: MASM/TASM Syntax for div

Instruction	Description
div reg ₈	al := ax div reg ₈ ah := ax mod reg ₈ reg ₈ must be an 8-bit general-purpose register.
div reg ₁₆	ax := dx:ax div reg ₁₆ dx := dx:ax mod reg ₁₆ reg ₁₆ must be a 16-bit general-purpose register.
div reg ₃₂	eax := edx:eax div reg ₃₂ edx := edx:eax mod reg ₃₂ reg ₃₂ must be a 32-bit general-purpose register.
div mem ₈	al := ax div mem ₈ ah := ax mod mem ₈ mem ₈ must be an 8-bit memory location.
div mem ₁₆	ax := dx:ax div mem ₁₆ dx := dx:ax mod mem ₁₆ mem ₁₆ must be a 16-bit memory location.
div mem ₃₂	eax := edx:eax div mem ₃₂ edx := edx:eax mod mem ₃₂ mem ₃₂ must be a 32-bit memory location.

Table A-26: EFLAGS Settings for div

Flag	Setting
Carry	Scrambled by the div instruction.
Overflow	Scrambled by the div instruction.
Sign	Scrambled by the div instruction.
Zero	Scrambled by the div instruction.

A.8 enter

The `enter` instruction completes construction of an *activation record* (see Chapter 16 in *Write Great Code, Volume 2*) upon entry into a procedure. This instruction does the following:

1. It pushes the value of EBP onto the stack (see the discussion of the `push` instruction, later in this appendix).
2. It subtracts the value of its `locals` argument from the ESP register to allocate storage for local variables.
3. If the `lexlevel` argument is nonzero, the `enter` instruction builds a *display*. We will not discuss displays because you won't encounter them very often. For more details, see *The Art of Assembly Language* (No Starch Press, 2003). Most compilers, when they even use the `enter` instruction, specify zero as the `lexlevel` operand.

Table A-27: HLA Syntax for `enter`

Instruction	Description
<code>enter(locals₁₆, lexlevel₈);</code>	<code>push(ebp);</code> <code>sub(locals₁₆, ESP);</code> Build display if <code>lexlevel₈</code> is nonzero (see <i>The Art of Assembly Language</i> for details). Note: <code>locals₁₆</code> is a 16-bit constant, and <code>lexlevel₈</code> is an 8-bit constant.

Table A-28: Gas Syntax for `enter`

Instruction	Description
<code>enter lexlevel₈, locals₁₆</code>	<code>push(ebp);</code> <code>sub(locals₁₆, ESP);</code> Build display if <code>lexlevel₈</code> is nonzero (see <i>The Art of Assembly Language</i> for details). Note: <code>locals₁₆</code> is a 16-bit constant; <code>lexlevel₈</code> is an 8-bit constant.

Table A-29: MASM/TASM Syntax for `enter`

Instruction	Description
<code>enter locals₁₆, lexlevel₈</code>	<code>push(ebp);</code> <code>sub(locals₁₆, ESP);</code> Build display if <code>lexlevel₈</code> is nonzero (see <i>The Art of Assembly Language</i> for details). Note: <code>locals₁₆</code> is a 16-bit constant, and <code>lexlevel₈</code> is an 8-bit constant.

Table A-30: EFLAGS Settings for `enter`

Flag	Setting
Carry	Unaffected by the <code>enter</code> instruction.
Overflow	Unaffected by the <code>enter</code> instruction.

Table A-30: EFLAGS Settings for enter (continued)

Flag	Setting
Sign	Unaffected by the enter instruction.
Zero	Unaffected by the enter instruction.

A.9 idiv

The `idiv` instruction takes a single operand. If that operand is an 8-bit operand (register or memory), then the `idiv` instruction divides the 16-bit value in AX by that operand, producing the signed quotient in AL and the signed remainder in AH. If that operand is a 16-bit operand, then the `idiv` instruction divides the 32-bit value in DX:AX (DX contains the HO word; AX contains the LO word) leaving the signed quotient in AX and the signed remainder in DX. If the operand is a 32-bit operand, then the `idiv` instruction divides the 64-bit quantity in EDX:EAX (EDX contains the HO double word, and EAX contains the LO double word) by the operand leaving the signed quotient in EAX and the signed remainder in EDX. This instruction scrambles the flags in the EFLAGS register; you cannot rely on their values after executing an `idiv` instruction. This instruction raises an integer divide exception if you attempt a division by zero or if the quotient will not fit in AL, AX, or EAX (as appropriate).

Table A-31: HLA Syntax for `idiv`

Instruction	Description
<code>idiv(reg₈);</code>	<code>al := ax div reg₈</code> <code>ah := ax mod reg₈</code> <code>reg₈</code> must be an 8-bit general-purpose register.
<code>idiv(reg₁₆);</code>	<code>ax := dx:ax div reg₁₆</code> <code>dx := dx:ax mod reg₁₆</code> <code>reg₁₆</code> must be a 16-bit general-purpose register.
<code>idiv(reg₃₂);</code>	<code>eax := edx:eax div reg₃₂</code> <code>edx := edx:eax mod reg₃₂</code> <code>reg₃₂</code> must be a 32-bit general-purpose register.
<code>idiv(mem₈);</code>	<code>al := ax div mem₈</code> <code>ah := ax mod mem₈</code> <code>mem₈</code> must be an 8-bit memory location.
<code>idiv(mem₁₆);</code>	<code>ax := dx:ax div mem₁₆</code> <code>dx := dx:ax mod mem₁₆</code> <code>mem₁₆</code> must be a 16-bit memory location.
<code>idiv(mem₃₂);</code>	<code>eax := edx:eax div mem₃₂</code> <code>edx := edx:eax mod mem₃₂</code> <code>mem₃₂</code> must be a 32-bit memory location.

Table A-32: Gas Syntax for `idiv`

Instruction	Description
<code>idivb reg₈</code>	<code>al := ax div reg₈</code> <code>ah := ax mod reg₈</code> <code>reg₈</code> must be an 8-bit general-purpose register.
<code>idivw reg₁₆</code>	<code>ax := dx:ax div reg₁₆</code> <code>dx := dx:ax mod reg₁₆</code> <code>reg₁₆</code> must be a 16-bit general-purpose register.
<code>idivl reg₃₂</code>	<code>eax := edx:eax div reg₃₂</code> <code>edx := edx:eax mod reg₃₂</code> <code>reg₃₂</code> must be a 32-bit general-purpose register.
<code>idivb mem₈</code>	<code>al := ax div mem₈</code> <code>ah := ax mod mem₈</code> <code>mem₈</code> must be an 8-bit memory location.
<code>idivw mem₁₆</code>	<code>ax := dx:ax div mem₁₆</code> <code>dx := dx:ax mod mem₁₆</code> <code>mem₁₆</code> must be a 16-bit memory location.
<code>idivl mem₃₂</code>	<code>eax := edx:eax div mem₃₂</code> <code>edx := edx:eax mod mem₃₂</code> <code>mem₃₂</code> must be a 32-bit memory location.

Table A-33: MASM/TASM Syntax for `idiv`

Instruction	Description
<code>idiv reg₈</code>	<code>al := ax div reg₈</code> <code>ah := ax mod reg₈</code> <code>reg₈</code> must be an 8-bit general-purpose register.
<code>idiv reg₁₆</code>	<code>ax := dx:ax div reg₁₆</code> <code>dx := dx:ax mod reg₁₆</code> <code>reg₁₆</code> must be a 16-bit general-purpose register.
<code>idiv reg₃₂</code>	<code>eax := edx:eax div reg₃₂</code> <code>edx := edx:eax mod reg₃₂</code> <code>reg₃₂</code> must be a 32-bit general-purpose register.
<code>idiv mem₈</code>	<code>al := ax div mem₈</code> <code>ah := ax mod mem₈</code> <code>mem₈</code> must be an 8-bit memory location.
<code>idiv mem₁₆</code>	<code>ax := dx:ax div mem₁₆</code> <code>dx := dx:ax mod mem₁₆</code> <code>mem₁₆</code> must be a 16-bit memory location.
<code>idiv mem₃₂</code>	<code>eax := edx:eax div mem₃₂</code> <code>edx := edx:eax mod mem₃₂</code> <code>mem₃₂</code> must be a 32-bit memory location.

Table A-34: EFLAGS Settings for `idiv`

Flag	Setting
Carry	Scrambled by the <code>idiv</code> instruction.
Overflow	Scrambled by the <code>idiv</code> instruction.
Sign	Scrambled by the <code>idiv</code> instruction.
Zero	Scrambled by the <code>idiv</code> instruction.

A.10 imul, intmul

The `imul` instruction takes a couple of forms. In HLA, MASM/TASM, and Gas, one form of this instruction has a single operand. If that operand is an 8-bit operand (register or memory), then the `imul` instruction multiplies the 8-bit value in AL by that operand, producing the signed product in AX. If that operand is a 16-bit operand, then the `imul` instruction multiplies the 16-bit value in AX by the operand, leaving the signed product in DX:AX (DX contains the HO word, and AX contains the LO word). If the operand is a 32-bit operand, then the `imul` instruction multiplies the 32-bit quantity in EAX by the operand leaving the signed product in EDX:EAX (EDX contains the HO double word and EAX contains the LO double word). This instruction scrambles the zero and sign flags in the EFLAGS register. You cannot rely on their values after executing an `imul` instruction. It sets the carry and overflow flags if the result doesn't fit into the size specified by the single operand.

A second form of the integer multiply instruction exists that does not produce an extended-precision result. Gas and MASM/TASM continue to use the `imul` mnemonic for this instruction; HLA uses the `intmul` mnemonic (because the semantics are different for this instruction, it deserves a different mnemonic).

Table A-35: HLA Syntax for `imul`

Instruction	Description
<code>imul(reg₈);</code>	<code>ax := al * reg₈</code> <code>reg₈</code> must be an 8-bit general-purpose register.
<code>imul(reg₁₆);</code>	<code>dx:ax := ax * reg₁₆</code> <code>reg₁₆</code> must be a 16-bit general-purpose register.
<code>imul(reg₃₂);</code>	<code>edx:eax := eax * reg₃₂</code> <code>reg₃₂</code> must be a 32-bit general-purpose register.
<code>imul(mem₈);</code>	<code>ax := al * mem₈</code> <code>mem₈</code> must be an 8-bit memory location.
<code>imul(mem₁₆);</code>	<code>dx:ax := ax * mem₁₆</code> <code>mem₁₆</code> must be a 16-bit memory location.
<code>imul(mem₃₂);</code>	<code>edx:eax := eax * mem₃₂</code> <code>mem₃₂</code> must be a 32-bit memory location.
<code>intmul(constant, srcreg, destreg);</code>	<code>destreg := srcreg * constant</code> <code>srcreg</code> and <code>destreg</code> may be 16-bit or 32-bit general-purpose registers; they must both be the same size.
<code>intmul(constant, destreg);</code>	<code>destreg := destreg * constant</code> <code>destreg</code> may be a 16-bit or 32-bit general-purpose register.
<code>intmul(srcreg, destreg);</code>	<code>destreg := srcreg * destreg</code> <code>srcreg</code> and <code>destreg</code> may be 16-bit or 32-bit general-purpose registers; they must both be the same size.
<code>intmul(mem, destreg);</code>	<code>destreg := mem * destreg</code> <code>destreg</code> must be a 16-bit or 32-bit general-purpose register. <code>mem</code> is a memory location that must be the same size as the register.

Table A-36: Gas Syntax for `imul`

Instruction	Description
<code>imulb reg₈</code>	<code>ax := al * reg₈</code> <code>reg₈</code> must be an 8-bit general-purpose register.
<code>imulw reg₁₆</code>	<code>dx:ax := ax * reg₁₆</code> <code>reg₁₆</code> must be a 16-bit general-purpose register.
<code>imull reg₃₂</code>	<code>edx:eax := eax * reg₃₂</code> <code>reg₃₂</code> must be a 32-bit general-purpose register.
<code>imulb mem₈</code>	<code>ax := al * mem₈</code> <code>mem₈</code> must be an 8-bit memory location.
<code>imulw mem₁₆</code>	<code>dx:ax := ax * mem₁₆</code> <code>mem₁₆</code> must be a 16-bit memory location.
<code>imull mem₃₂</code>	<code>edx:eax := eax * mem₃₂</code> <code>mem₃₂</code> must be a 32-bit memory location.
<code>imulw constant, srcreg, destreg</code>	<code>destreg := srcreg * constant</code> <code>srcreg</code> and <code>destreg</code> must be 16-bit general-purpose registers.
<code>imull constant, srcreg, destreg</code>	<code>destreg := srcreg * constant</code> <code>srcreg</code> and <code>destreg</code> must be 32-bit general-purpose registers.
<code>imulw constant, destreg</code>	<code>destreg := destreg * constant</code> <code>destreg</code> must be a 16-bit general-purpose register.
<code>imull constant, destreg</code>	<code>destreg := destreg * constant</code> <code>destreg</code> may be a 32-bit general-purpose register.
<code>imulw srcreg, destreg</code>	<code>destreg := srcreg * destreg</code> <code>srcreg</code> and <code>destreg</code> must both be 16-bit general-purpose registers.
<code>imull srcreg, destreg</code>	<code>destreg := srcreg * destreg</code> <code>srcreg</code> and <code>destreg</code> must both be 32-bit general-purpose registers.
<code>imulw mem, destreg</code>	<code>destreg := mem * destreg</code> <code>destreg</code> must be a 16-bit general-purpose register. <code>mem</code> is a memory location that must be the same size as the register.
<code>imull mem, destreg</code>	<code>destreg := mem * destreg</code> <code>destreg</code> must be a 32-bit general-purpose register. <code>mem</code> is a memory location that must be the same size as the register.

Table A-37: MASM/TASM Syntax for `imul`

Instruction	Description
<code>imul reg₈</code>	<code>ax := al * reg₈</code> <code>reg₈</code> must be an 8-bit general-purpose register.
<code>imul reg₁₆</code>	<code>dx:ax := ax * reg₁₆</code> <code>reg₁₆</code> must be a 16-bit general-purpose register.
<code>imul reg₃₂</code>	<code>edx:eax := eax * reg₃₂</code> <code>reg₃₂</code> must be a 32-bit general-purpose register.
<code>imul mem₈</code>	<code>ax := al * mem₈</code> <code>mem₈</code> must be an 8-bit memory location.
<code>imul mem₁₆</code>	<code>dx:ax := ax * mem₁₆</code> <code>mem₁₆</code> must be a 16-bit memory location.

Table A-37: MASM/TASM Syntax for `imul` (continued)

Instruction	Description
<code>imul mem₃₂</code>	<code>edx:eax := eax * mem₃₂</code> <code>mem₃₂</code> must be a 32-bit memory location.
<code>imul destreg, srcreg, constant</code>	<code>destreg := srcreg * constant</code> <code>srcreg</code> and <code>destreg</code> may be 16-bit or 32-bit general-purpose registers; they must both be the same size.
<code>imul destreg, constant</code>	<code>destreg := destreg * constant</code> <code>destreg</code> may be a 16-bit or 32-bit general-purpose register.
<code>imul destreg, srcreg</code>	<code>destreg := srcreg * destreg</code> <code>srcreg</code> and <code>destreg</code> may be 16-bit or 32-bit general-purpose registers; they must both be the same size.
<code>imul destreg, mem</code>	<code>destreg := mem * destreg</code> <code>destreg</code> must be a 16-bit or 32-bit general-purpose register. <code>mem</code> is a memory location that must be the same size as the register.

Table A-38: EFLAGS Settings for `imul`

Flag	Setting
Carry	Set if signed overflow occurs.
Overflow	Set if signed overflow occurs.
Sign	Scrambled by the <code>idiv</code> instruction.
Zero	Scrambled by the <code>idiv</code> instruction.

A.11 `inc`

The `inc` (increment) instruction requires a single operand. The CPU adds one to the value of this operand. This instruction also sets several flags in the EFLAGS register, based on the result. You should note, however, that the flags are not set identically to the `add` instruction.

Table A-39: HLA Syntax for `inc`

Instruction	Description
<code>inc(reg);</code>	<code>reg := reg + 1</code> <code>reg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>inc(mem);</code>	<code>mem := mem + 1</code> <code>mem</code> must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-40: Gas Syntax for `inc`

Instruction	Description
<code>incb reg₈</code>	$reg_n := reg_n + 1$
<code>incw reg₁₆</code>	reg_n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>incl reg₃₂</code>	
<code>incb mem₈</code>	$mem_n := mem_n + 1$
<code>incw mem₁₆</code>	mem_n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>incl mem₃₂</code>	

Table A-41: MASM/TASM Syntax for `inc`

Instruction	Description
<code>inc reg</code>	$reg := reg + 1$ reg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>inc mem</code>	$mem := mem + 1$ mem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-42: EFLAGS Settings for `inc`

Flag	Setting
Carry	Unaffected by the <code>inc</code> instruction.
Overflow	Set if adding one produces a signed overflow.
Sign	Set if adding one produces a one in the HO bit position.
Zero	Set if adding one produces zero.

A.12 Conditional Jumps (Jcc)

The 80x86 supports a wide variety of conditional jumps that allow the CPU to make decisions based on conditions computed by instructions, such as `cmp`, that affect various flags in the EFLAGS register. Note that the `Jcc` instructions do not affect any of the flags in the EFLAGS register. Here are the specific instructions and the conditions they test:

Table A-43: HLA, Gas, and MASM/TASM Conditional Jump Instructions

Instruction	Description
<code>ja label; //HLA</code> <code>ja label ;Gas/MASM/TASM</code>	Conditional jump if (unsigned) above. You would generally use this instruction immediately after a <code>cmp</code> instruction to test to see if one operand is greater than another using an unsigned comparison. Control transfers to the specified label if this condition is true. Control falls through to the next instruction if the condition is false.
<code>jae label; //HLA</code> <code>jae label ;Gas/MASM/TASM</code>	Conditional jump if (unsigned) above or equal. See <code>ja</code> earlier in this table for details.
<code>jb label; //HLA</code> <code>jb label ;Gas/MASM/TASM</code>	Conditional jump if (unsigned) below. See <code>ja</code> earlier in this table for details.
<code>jbe label; //HLA</code> <code>jbe label ;Gas/MASM/TASM</code>	Conditional jump if (unsigned) below or equal. See <code>ja</code> earlier in this table for details.

Table A-43: HLA, Gas, and MASM/TASM Conditional Jump Instructions (continued)

Instruction	Description
jc label; //HLA jc label ;Gas/MASM/TASM	Conditional jump if carry is one. See ja earlier in this table for details.
je label; //HLA je label ;Gas/MASM/TASM	Conditional jump if equal. See ja earlier in this table for details.
jg label; //HLA jg label ;Gas/MASM/TASM	Conditional jump if (signed) greater. See ja earlier in this table for details.
jge label; //HLA jge label ;Gas/MASM/TASM	Conditional jump if (signed) greater or equal. See ja earlier in this table for details.
jl label; //HLA jl label ;Gas/MASM/TASM	Conditional jump if (signed) less than. See ja earlier in this table for details.
jle label; //HLA jle label ;Gas/MASM/TASM	Conditional jump if (signed) less than or equal. See ja earlier in this table for details.
jna label; //HLA jna label ;Gas/MASM/TASM	Conditional jump if (unsigned) not above. See ja earlier in this table for details.
jnae label; //HLA jnae label ;Gas/MASM/TASM	Conditional jump if (unsigned) not above or equal. See ja earlier in this table for details.
jnb label; //HLA jnb label ;Gas/MASM/TASM	Conditional jump if (unsigned) below. See ja earlier in this table for details.
jnbе label; //HLA jnbе label ;Gas/MASM/TASM	Conditional jump if (unsigned) below or equal. See ja earlier in this table for details.
jnc label; //HLA jnc label ;Gas/MASM/TASM	Conditional jump if carry flag is clear (no carry). See ja earlier in this table for details.
jne label; //HLA jne label ;Gas/MASM/TASM	Conditional jump if not equal. See ja earlier in this table for details.
jng label; //HLA jng label ;Gas/MASM/TASM	Conditional jump if (signed) not greater. See ja earlier in this table for details.
jnge label; //HLA jnge label ;Gas/MASM/TASM	Conditional jump if (signed) not greater or equal. See ja earlier in this table for details.
jnl label; //HLA jnl label ;Gas/MASM/TASM	Conditional jump if (signed) not less than. See ja earlier in this table for details.
jnle label; //HLA jnle label ;Gas/MASM/TASM	Conditional jump if (signed) not less than or equal. See ja earlier in this table for details.
jno label; //HLA jno label ;Gas/MASM/TASM	Conditional jump if no overflow (overflow flag = 0). See ja earlier in this table for details.
jns label; //HLA jns label ;Gas/MASM/TASM	Conditional jump if no sign (sign flag = 0). See ja earlier in this table for details.
jnz label; //HLA jnz label ;Gas/MASM/TASM	Conditional jump if not zero (zero flag = 0). See ja earlier in this table for details.
jo label; //HLA jo label ;Gas/MASM/TASM	Conditional jump if overflow (overflow flag = 1). See ja earlier in this table for details.
js label; //HLA js label ;Gas/MASM/TASM	Conditional jump if sign (sign flag = 1). See ja earlier in this table for details.
jz label; //HLA jz label ;Gas/MASM/TASM	Conditional jump if zero (zero flag = 1). See ja earlier in this table for details.

Table A-43: HLA, Gas, and MASM/TASM Conditional Jump Instructions (continued)

Instruction	Description
<code>jcxz label; // HLA syntax</code> <code>jcxz label ;Gas/MASM/TASM</code>	Conditional jump if CX is zero. See <code>ja</code> earlier in this table for details. Note: The range of this branch is limited to ± 128 bytes around the instruction.
<code>jecxz label; // HLA syntax</code> <code>jecxz label ; MASM/TASM/Gas</code>	Conditional jump if ECX is zero. See <code>ja</code> earlier in this table for details. Note: The range of this branch is limited to ± 128 bytes around the instruction.

A.13 jmp

The `jmp` instruction unconditionally transfers control (“jumps”) to the memory location specified by its operand. This instruction does not affect any flags.

Table A-44: HLA Syntax for `jmp`

Instruction	Description
<code>jmp label;</code> <code>jmp(label);</code>	Transfers control to the machine instruction following the <code>label</code> in the source file.
<code>jmp(reg₃₂);</code>	Transfers control to the memory location whose address is held in the 32-bit general-purpose register <code>reg₃₂</code> .
<code>jmp(mem₃₂);</code>	Transfers control to the memory location whose 32-bit address is held in the memory location specified by <code>mem₃₂</code> .

Table A-45: Gas Syntax for `jmp`

Instruction	Description
<code>jmp label</code>	Transfers control to the machine instruction following the <code>label</code> in the source file.
<code>jmp *reg₃₂</code>	Transfers control to the memory location whose address is held in the 32-bit general-purpose register <code>reg₃₂</code> .
<code>jmp mem₃₂</code>	Transfers control to the memory location whose 32-bit address is held in the memory location specified by <code>mem₃₂</code> .

Table A-46: MASM/TASM Syntax for `jmp`

Instruction	Description
<code>jmp label</code>	Transfers control to the machine instruction following the <code>label</code> in the source file.
<code>jmp reg₃₂</code>	Transfers control to the memory location whose address is held in the 32-bit general-purpose register <code>reg₃₂</code> .
<code>jmp mem₃₂</code>	Transfers control to the memory location whose 32-bit address is held in the memory location specified by <code>mem₃₂</code> .

A.14 lea

The `lea` instruction loads a register with the effective address of a memory operand. This is in direct contrast to the `mov` instruction that loads a register with the contents of a memory location. Like `mov`, the `lea` instruction does not affect any bits in the EFLAGS register. Many compilers actually use this instruction to add a constant to a register, or multiply a register's value by 2, 4, or 8, and then copy the result into a different register.

Table A-47: HLA Syntax for `lea`

Instruction	Description
<code>lea(reg₃₂, mem);</code>	<code>reg₃₂ := address of mem</code>
<code>lea(mem, reg₃₂);</code>	<code>reg₃₂ must be a 32-bit general-purpose register. mem can be any sized memory location. Note that both syntaxes are identical in HLA.</code>

Table A-48: Gas Syntax for `lea`

Instruction	Description
<code>leal mem, reg₃₂</code>	<code>reg₃₂ := address of mem</code> <code>reg₃₂ must be a 32-bit general-purpose register. mem can be any sized memory location.</code>

Table A-49: MASM/TASM Syntax for `lea`

Instruction	Description
<code>lea reg₃₂, mem</code>	<code>reg₃₂ := address of mem</code> <code>reg₃₂ must be a 32-bit general-purpose register. mem can be any sized memory location.</code>

A.15 leave

The `leave` instruction cleans up after a procedure, removing local variable storage and restoring the EBP register to its original value.

1. It copies the value of EBP into ESP.
2. It pops EBP's value from the stack.

Table A-50: Gas/MASM/TASM Syntax for `leave`

Instruction	Description
<code>leave; // HLA syntax</code>	<code>mov(ebp, esp);</code>
<code>leave ;MASM/TASM/Gas</code>	<code>pop(ebp);</code>

Table A-51: EFLAGS Settings for leave

Flag	Setting
Carry	Unaffected by the leave instruction.
Overflow	Unaffected by the leave instruction.
Sign	Unaffected by the leave instruction.
Zero	Unaffected by the leave instruction.

A.16 mov

The `mov` instruction requires two operands: a source operand and a destination operand. It copies the value from the source operand to the destination operand. It does not affect any bits in the EFLAGS register.

Table A-52: HLA Syntax for `mov`

Instruction	Description
<code>mov(constant, destreg);</code>	<code>destreg := constant</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>mov(constant, destmem);</code>	<code>destmem := constant</code> destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>mov(srcreg, destreg);</code>	<code>destreg := srcreg</code> destreg and srcreg must be 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
<code>mov(srcmem, destreg);</code>	<code>destreg := srcmem</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
<code>mov(srcreg, destmem);</code>	<code>destmem := srcreg</code> srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-53: Gas Syntax for `mov`

Instruction	Description
<code>movb constant, destreg₈</code>	<code>destreg_n := constant</code>
<code>movw constant, destreg₁₆</code>	<code>destreg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>movl constant, destreg₃₂</code>	
<code>movb constant, destmem₈</code>	<code>destmem_n := constant</code>
<code>movw constant, destmem₁₆</code>	<code>destmem_n</code> must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>movl constant, destmem₃₂</code>	
<code>movb srcreg₈, destreg₈</code>	<code>destreg_n := srcreg_n</code>
<code>movw srcreg₁₆, destreg₁₆</code>	<code>destreg_{n}}</code> and <code>srcreg_n</code> must be 8-bit, 16-bit, or 32-bit general-purpose registers, as specified by the suffix.
<code>movl srcreg₃₂, destreg₃₂</code>	

Table A-53: Gas Syntax for `mov` (continued)

Instruction	Description
<code>movb srcmem₈, destreg₈</code> <code>movw srcmem₁₆, destreg₁₆</code> <code>movl srcmem₃₂, destreg₃₂</code>	<code>destreg_n := srcmem_n</code> <code>destreg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register; according to the suffix, <code>srcmem_n</code> can be any like-sized memory location.
<code>movb srcreg₈, destmem₈</code> <code>movw srcreg₁₆, destmem₁₆</code> <code>movl srcreg₃₂, destmem₃₂</code>	<code>destmem_n := srcreg_n</code> <code>srcreg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register; as specified by the suffix, <code>destmem_n</code> can be any like-sized memory location.

Table A-54: MASM/TASM Syntax for `mov`

Instruction	Description
<code>mov destreg, constant</code>	<code>destreg := constant</code> <code>destreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>mov destmem, constant</code>	<code>destmem := constant</code> <code>destmem</code> must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>mov destreg, srcreg</code>	<code>destreg := srcreg</code> <code>destreg</code> and <code>srcreg</code> must be 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
<code>mov destreg, srcmem</code>	<code>destreg := srcmem</code> <code>destreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register. <code>srcmem</code> can be any like-sized memory location.
<code>mov destmem, srcreg</code>	<code>destmem := srcreg</code> <code>srcreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register. <code>destmem</code> can be any like-sized memory location.

A.17 `movs`, `movsb`, `movsd`, `movsw`

The `movs` instructions do not require any explicit operands. These are the *move string* instructions that copy blocks of data from one range of memory locations to another. These instructions take two forms: the move string instruction by itself or a move string instruction with a “repeat” prefix.

Without a repeat prefix, these instructions copy a byte (`movsb`), word (`movsw`), or double word (`movsd`) from the memory location pointed at by ESI (the source index register) to the memory location pointed at by EDI (the destination index register). After copying the data, the CPU either increments or decrements these two registers by the size, in bytes, of the transfer. That is, `movsb` increments or decrements ESI and EDI by one, `movsw` increments or decrements them by two, and `movsd` increments or decrements them by four. These instructions determine whether to increment or decrement ESI and EDI based on the value of the *direction flag* in the EFLAGS register. If the direction flag is clear, the move string instructions increment ESI and EDI; if the direction flag is set, the move string instructions decrement ESI and EDI.

If the repeat prefix is attached to one of these move string instructions, then the CPU repeats the move operation the number of times specified by the ECX register.

These instructions do not affect any flags.

Table A-55: HLA Syntax for `movsb`, `movsd`, and `movsw`

Instruction	Description
<code>movsb()</code> ; <code>movsw()</code> ; <code>movsd()</code> ;	[edi] := [esi] Copies the byte, word, or double word pointed at by ESI to the memory location pointed at by EDI. After moving the data, these instructions increment ESI and EDI by 1, 2, or 4 if the direction flag is clear, they decrement ESI and EDI by 1, 2, or 4 if the direction flag is set.
<code>rep.movsb()</code> ; <code>rep.movsw()</code> ; <code>rep.movsd()</code> ;	[edi] := [esi] Copies a block of ECX bytes, words, or double words from where ESI points to where EDI points. Increments or decrements ESI and EDI after each movement by the size of the data moved, based on the value of the direction flag.

Table A-56: Gas Syntax for `movsb`, `movsd`, `movsw`

Instruction	Description
<code>movsb</code> <code>movsw</code> <code>movsl</code>	[edi] := [esi] Copies the byte, word, or double word pointed at by ESI to the memory location pointed at by EDI. After moving the data, these instructions increment ESI and EDI by 1, 2, or 4 if the direction flag is clear; they decrement ESI and EDI by 1, 2, or 4 if the direction flag is set.
<code>rep movsb</code> <code>rep movsw</code> <code>rep movsl</code>	<code>dstreg := srcmem</code> Zero extends the value of <code>srcmem</code> to the size of <code>dstreg</code> . <code>dstreg</code> must be a 16-bit or 32-bit general-purpose register. <code>srcmem</code> is an 8-bit or 16-bit memory location that is smaller than <code>dstreg</code> .

Table A-57: MASM/TASM Syntax for `movsb`, `movsd`, `movsw`

Instruction	Description
<code>movsb</code> <code>movsw</code> <code>movsd</code>	[edi] := [esi] Copies the byte, word, or double word pointed at by ESI to the memory location pointed at by EDI. After moving the data, these instructions increment ESI and EDI by 1, 2, or 4 if the direction flag is clear; they decrement ESI and EDI by 1, 2, or 4 if the direction flag is set.
<code>rep movsb</code> <code>rep movsw</code> <code>rep movsd</code>	<code>dstreg := srcmem</code> Zero extends the value of <code>srcmem</code> to the size of <code>dstreg</code> . <code>dstreg</code> must be a 16-bit or 32-bit general-purpose register. <code>srcmem</code> is an 8-bit or 16-bit memory location that is smaller than <code>dstreg</code> .

A.18 `movsx`, `movzx`

The `movsx` and `movzx` instructions require two operands: a source operand and a destination operand. The destination operand must be larger than the source operand. These instructions copy the smaller data to the larger object using sign extension (`movsx`) or zero extension (`movzx`). See *Write Great Code*,

Volume 1 for details on these operations. Compilers use these instructions to translate smaller values to larger objects. These instructions do not affect any flags.

Table A-58: HLA Syntax for `movsx`, `movzx`

Instruction	Description
<code>movsx(srcreg, destreg);</code>	<code>destreg := srcreg</code> . Sign extends <code>srcreg</code> to the size of <code>destreg</code> . <code>destreg</code> can be a 16-bit or 32-bit register. <code>srcreg</code> must be an 8-bit or 16-bit register that is smaller than <code>destreg</code> .
<code>movzx(srcreg, destreg);</code>	<code>destreg := srcreg</code> Zero extends <code>srcreg</code> to the size of <code>destreg</code> . <code>destreg</code> can be a 16-bit or 32-bit register, <code>srcreg</code> must be an 8-bit or 16-bit register that is smaller than <code>destreg</code> .
<code>movsx(srcmem, destreg);</code>	<code>destreg := srcmem</code> Sign extends the value of <code>srcmem</code> to the size of <code>destreg</code> . <code>destreg</code> must be a 16-bit or 32-bit general-purpose register. <code>srcmem</code> is an 8-bit or 16-bit memory location that is smaller than <code>destreg</code> .
<code>movzx(srcmem, destreg);</code>	<code>destreg := srcmem</code> Zero extends the value of <code>srcmem</code> to the size of <code>destreg</code> . <code>destreg</code> must be a 16-bit or 32-bit general-purpose register. <code>srcmem</code> is an 8-bit or 16-bit memory location that is smaller than <code>destreg</code> .

Table A-59: Gas Syntax for `movsx`, `movzx` (`movsbw`, `movsbl`, `movswl`, `movzbw`, `movzbl`, and `movzwl`)

Instruction	Description
<code>movsbw srcreg₈, destreg₁₆</code> <code>movsbl srcreg₈, destreg₃₂</code> <code>movswl srcreg₁₆, destreg₃₂</code>	<code>destreg_n := srcreg_m</code> Sign extends <code>srcreg_m</code> to the size of <code>destreg_n</code> . <code>destreg_n</code> must be a 16-bit or 32-bit register, as appropriate for the instruction. <code>srcreg_m</code> must be an 8-bit or 16-bit register, as appropriate for the instruction.
<code>movzbw srcreg₈, destreg₁₆</code> <code>movzbl srcreg₈, destreg₃₂</code> <code>movzwl srcreg₁₆, destreg₃₂</code>	<code>destreg_n := srcreg_m</code> Zero extends <code>srcreg_m</code> to the size of <code>destreg_n</code> . <code>destreg_n</code> must be a 16-bit or 32-bit register, as appropriate for the instruction. <code>srcreg_m</code> must be an 8-bit or 16-bit register, as appropriate for the instruction.
<code>movsbw srcmem₈, destreg₁₆</code> <code>movsbl srcmem₈, destreg₃₂</code> <code>movswl srcmem₁₆, destreg₃₂</code>	<code>destreg_n := srcmem_m</code> Sign extends the value of <code>srcmem_m</code> to the size of <code>destreg_n</code> . <code>destreg_n</code> must be a 16-bit or 32-bit register, as appropriate for the instruction. <code>srcmem_m</code> must be an 8-bit or 16-bit memory location, as appropriate for the instruction.
<code>movzbw srcmem₈, destreg₁₆</code> <code>movzbl srcmem₈, destreg₃₂</code> <code>movzwl srcmem₁₆, destreg₃₂</code>	<code>destreg_n := srcmem_m</code> Zero extends the value of <code>srcmem_m</code> to the size of <code>destreg_n</code> . <code>destreg_n</code> must be a 16-bit or 32-bit register, as appropriate for the instruction. <code>srcmem_m</code> must be an 8-bit or 16-bit memory location, as appropriate for the instruction.

Table A-60: MASM/TASM Syntax for movsx, movzx

Instruction	Description
movsx destreg, srcreg	destreg := srcreg. Sign extends srcreg to the size of destreg. destreg can be a 16-bit or 32-bit register. srcreg must be an 8-bit or 16-bit register that is smaller than destreg.
movzx destreg, srcreg	destreg := srcreg Zero extends srcreg to the size of destreg. destreg can be a 16-bit or 32-bit register. srcreg must be an 8-bit or 16-bit register that is smaller than destreg.
movsx destreg, srcmem	destreg := srcmem Sign extends the value of srcmem to the size of destreg. destreg must be a 16-bit or 32-bit general-purpose register. srcmem is an 8-bit or 16-bit memory location that is smaller than destreg.
movzx destreg, srcmem	destreg := srcmem Zero extends the value of srcmem to the size of destreg. destreg must be a 16-bit or 32-bit general-purpose register. srcmem is an 8-bit or 16-bit memory location that is smaller than destreg.

A.19 mul

The `mul` instruction allows a single operand. If that operand is an 8-bit operand (register or memory), then the `mul` instruction multiplies the 8-bit value in AL by that operand, producing an unsigned product in AX. If that operand is a 16-bit operand, then the `mul` instruction multiplies the 16-bit value in AX by the operand, leaving the unsigned product in DX:AX (DX contains the HO word; AX contains the LO word). If the operand is a 32-bit operand, then the `mul` instruction multiplies the 32-bit quantity in EAX by the operand leaving the unsigned product in EDX:EAX. (EDX contains the HO double word and EAX contains the LO double word.) This instruction scrambles the zero and sign bits in the EFLAGS register; you cannot rely on their values after executing an `mul` instruction. It sets the carry and overflow flags if the result doesn't fit into the size specified by the single operand.

Table A-61: HLA Syntax for mul

Instruction	Description
mul(reg ₈);	ax := al * reg ₈ reg ₈ must be an 8-bit general-purpose register.
mul(reg ₁₆);	dx:ax := ax * reg ₁₆ reg ₁₆ must be a 16-bit general-purpose register.
mul(reg ₃₂);	edx:eax := eax * reg ₃₂ reg ₃₂ must be a 32-bit general-purpose register.
mul(mem ₈);	ax := al * mem ₈ mem ₈ must be an 8-bit memory location.
mul(mem ₁₆);	dx:ax := ax * mem ₁₆ mem ₁₆ must be a 16-bit memory location.
mul(mem ₃₂);	edx:eax := eax * mem ₃₂ mem ₃₂ must be a 32-bit memory location.

Table A-62: Gas Syntax for mul

Instruction	Description
mulb reg ₈	ax := al * reg ₈ reg ₈ must be an 8-bit general-purpose register.
mulw reg ₁₆	dx:ax := ax * reg ₁₆ reg ₁₆ must be a 16-bit general-purpose register.
mul rax, reg ₃₂	edx:eax := eax * reg ₃₂ reg ₃₂ must be a 32-bit general-purpose register.
mulb mem ₈	ax := al * mem ₈ mem ₈ must be an 8-bit memory location.
mulw mem ₁₆	dx:ax := ax * mem ₁₆ mem ₁₆ must be a 16-bit memory location.
mul rax, mem ₃₂	edx:eax := eax * mem ₃₂ mem ₃₂ must be a 32-bit memory location.

Table A-63: MASM/TASM Syntax for mul

Instruction	Description
mul reg ₈	ax := al * reg ₈ reg ₈ must be an 8-bit general-purpose register.
mul reg ₁₆	dx:ax := ax * reg ₁₆ reg ₁₆ must be a 16-bit general-purpose register.
mul reg ₃₂	edx:eax := eax * reg ₃₂ reg ₃₂ must be a 32-bit general-purpose register.
mul mem ₈	ax := al * mem ₈ mem ₈ must be an 8-bit memory location.
mul mem ₁₆	dx:ax := ax * mem ₁₆ mem ₁₆ must be a 16-bit memory location.
mul mem ₃₂	edx:eax := eax * mem ₃₂ mem ₃₂ must be a 32-bit memory location.

Table A-64: EFLAGS Settings for mul

Flag	Setting
Carry	Set if unsigned overflow occurs.
Overflow	Set if signed overflow occurs.
Sign	Scrambled by the mul instruction.
Zero	Scrambled by the mul instruction.

A.20 neg

The neg (negate) instruction requires a single operand. The CPU takes the two's complement of this operand (that is, it negates the value). This instruction also sets several flags in the EFLAGS register, based on the result.

Table A-65: HLA Syntax for neg

Instruction	Description
neg(reg);	reg := - reg reg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
neg(mem);	mem := - mem mem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-66: Gas Syntax for neg

Instruction	Description
negb reg ₈	reg _n := -reg _n reg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
negw reg ₁₆	
negl reg ₃₂	
negb mem ₈	mem _n := -mem _n mem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
negw mem ₁₆	
negl mem ₃₂	

Table A-67: MASM/TASM Syntax for neg

Instruction	Description
neg reg	reg := -reg reg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
neg mem	mem := -mem mem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-68: EFLAGS Settings for neg

Flag	Setting
Carry	Set if there is an unsigned overflow.
Overflow	Set if the original value was the smallest negative value that can fit in the size specified (which cannot be negated in the two's complement system). Example: With a byte operand, if you negate -128, the result (+128) no longer fits in a byte. The largest number that fits in a byte is +127.
Sign	Set if negation produces a one in the HO bit position.
Zero	Set if negation produces zero (i.e., the value was originally zero).

A.21 not

The not instruction requires a single operand. The CPU inverts all the bits in this operand. This instruction also sets several flags in the EFLAGS register, based on the result.

Table A-69: HLA Syntax for not

Instruction	Description
not(reg);	reg := not reg reg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
not(mem);	mem := not mem mem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-70: Gas Syntax for not

Instruction	Description
notb reg ₈	reg _n := not reg _n
notw reg ₁₆	reg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
notl reg ₃₂	
notb mem ₈	mem _n := not mem _n
notw mem ₁₆	mem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
notl mem ₃₂	

Table A-71: MASM/TASM Syntax for not

Instruction	Description
not reg	reg := not reg reg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
not mem	mem := not mem mem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-72: EFLAGS Settings for not

Flag	Setting
Carry	Always cleared.
Overflow	Always cleared.
Sign	Set if logical NOT produces a one in the HO bit position.
Zero	Set if logical NOT produces zero (i.e., the value was originally all one bits).

A.22 or

The or instruction requires two operands: a source operand and a destination operand. It computes the bitwise logical OR of these two operands' values and stores the result into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the bitwise result.

Table A-73: HLA Syntax for or

Instruction	Description
or(constant, destreg);	destreg := destreg OR constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
or(constant, destmem);	destmem := destmem OR constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-73: HLA Syntax for `or` (continued)

Instruction	Description
<code>or(srcreg, destreg);</code>	<code>destreg := destreg OR srcreg</code> <code>destreg</code> and <code>srcreg</code> must be 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
<code>or(srcmem, destreg);</code>	<code>destreg := destreg OR srcmem</code> <code>destreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register. <code>srcmem</code> can be any like-sized memory location.
<code>or(srcreg, destmem);</code>	<code>destmem := destmem OR srcreg</code> <code>srcreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register. <code>destmem</code> can be any like-sized memory location.

Table A-74: Gas Syntax for `or`

Instruction	Description
<code>orb constant, destreg₈</code> <code>orw constant, destreg₁₆</code> <code>orl constant, destreg₃₂</code>	<code>destreg_n := destreg_n OR constant</code> <code>destreg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>orb constant, destmem₈</code> <code>orw constant, destmem₁₆</code> <code>orl constant, destmem₃₂</code>	<code>destmem_n := destmem_n OR constant</code> <code>destmem_n</code> must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>orb srcreg₈, destreg₈</code> <code>orw srcreg₁₆, destreg₁₆</code> <code>orl srcreg₃₂, destreg₃₂</code>	<code>destreg_n := destreg_n OR srcreg_n</code> <code>destreg_n</code> and <code>srcreg_n</code> must be 8-bit, 16-bit, or 32-bit general-purpose registers, as specified by the suffix.
<code>orb srcmem₈, destreg₈</code> <code>orw srcmem₁₆, destreg₁₆</code> <code>orl srcmem₃₂, destreg₃₂</code>	<code>destreg_n := destreg_n OR srcmem_n</code> <code>destreg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register, according to the suffix; <code>srcmem_n</code> can be any like-sized memory location.
<code>orb srcreg₈, destmem₈</code> <code>orw srcreg₁₆, destmem₁₆</code> <code>orl srcreg₃₂, destmem₃₂</code>	<code>destmem_n := destmem_n OR srcreg_n</code> <code>srcreg_n</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register, as specified by the suffix; <code>destmem_n</code> can be any like-sized memory location.

Table A-75: MASM/TASM Syntax for `or`

Instruction	Description
<code>or destreg, constant</code>	<code>destreg := destreg OR constant</code> <code>destreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>or destmem, constant</code>	<code>destmem := destmem OR constant</code> <code>destmem</code> must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>or destreg, srcreg</code>	<code>destreg := destreg OR srcreg</code> <code>destreg</code> and <code>srcreg</code> must be 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
<code>or destreg, srcmem</code>	<code>destreg := destreg OR srcmem</code> <code>destreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register. <code>srcmem</code> can be any like-sized memory location.
<code>or destmem, srcreg</code>	<code>destmem := destmem OR srcreg</code> <code>srcreg</code> must be an 8-bit, 16-bit, or 32-bit general-purpose register. <code>destmem</code> can be any like-sized memory location.

Table A-76: EFLAGS Settings for `or`

Flag	Setting
Carry	Always clear.
Overflow	Always clear.
Sign	Set if the result has a one in its HO bit position.
Zero	Set if the result is zero.

A.23 `push`, `pushfd`, `pushd`, and `pushw`

The `push` instruction *pushes* data onto the 80x86 hardware stack. The hardware stack is a region in memory that is addressed by the 80x86 ESP (extended stack pointer) register. The `push` instruction requires a single 16-bit or 32-bit register, memory, or constant operand, and it does the following:

1. Subtract the size of the operand in bytes (2 or 4) from the ESP.
2. Store a copy of the operand's value at the memory location now referenced by ESP.

The `pushfd` instruction pushes a copy of the 80x86 EFLAGS register onto the stack (four bytes). Often, you will see the instructions `pushd` and `pushw` in some assembly code. They are used to push double-word or word constants (respectively) onto the stack.

None of these instructions affects any flags in the EFLAGS register.

Table A-77: HLA Syntax for `push`, `pushfd`, `pushw`, and `pushd`

Instruction	Description
<code>push(constant);</code> <code>pushd(constant);</code>	Pushes a 32-bit constant onto the stack.
<code>pushw(constant);</code>	Pushes a 16-bit constant onto the stack.
<code>push(srcreg);</code>	Pushes a register onto the stack. <code>srcreg</code> must be a 16-bit or 32-bit general-purpose register.
<code>push(srcmem);</code>	Pushes the contents of a memory location onto the stack. <code>srcmem</code> must be a 16-bit or 32-bit memory variable.
<code>pushfd();</code>	Pushes a copy of the EFLAGS register onto the stack.

Table A-78: Gas Syntax for `push`, `pushfd`, `pushw`, and `pushd`

Instruction	Description
<code>pushw constant</code>	Pushes a 16-bit constant onto the stack.
<code>pushl constant</code>	Pushes a 32-bit constant onto the stack.
<code>pushw srcreg₁₆</code> <code>pushl srcreg₃₂</code>	Pushes a register onto the stack. <code>srcreg_n</code> must be a 16-bit or 32-bit general-purpose register, as appropriate for the instruction.

Table A-78: Gas Syntax for push, pushfd, pushw, and pushd (continued)

Instruction	Description
pushw srcmem ₁₆ pushl srcmem ₃₂	Pushes the contents of a memory location onto the stack. srcmem _n must be a 16-bit or 32-bit memory variable, as appropriate for the instruction.
pushfd	Pushes a copy of the EFLAGS register onto the stack.

Table A-79: MASM/TASM Syntax for push, pushfd, pushw, and pushd

Instruction	Description
pushd constant	Pushes a 32-bit value onto the stack.
pushw constant	Pushes a 16-bit constant onto the stack.
push srcreg	Pushes a register onto the stack. srcreg must be a 16-bit or 32-bit general-purpose register.
push srcmem	Pushes the contents of a memory location onto the stack. srcmem must be a 16-bit or 32-bit memory variable.
pushfd	Pushes a copy of the EFLAGS register onto the stack.

A.24 pop and popfd

The pop instruction removes data pushed onto the 80x86 hardware stack (see the previous section for details on the stack). The pop instruction requires a single 16-bit or 32-bit register or memory operand, and it does the following:

1. Fetch a copy of the word or double word (depending on pop's operand size) from the memory location pointed at by ESP and move this data to the location specified by the operand.
2. Add the size of the operand in bytes (2 or 4) to the ESP register.

The popfd instruction pops the double word on the stack into the 80x86 EFLAGS register.

The pop instruction does not affect any flags in the EFLAGS register; however, the popfd instruction replaces all the allowed flags with the value read from the stack. Please note that depending on the privilege level of the current task, the CPU will only allow some of the flags to be modified on the copy of the EFLAGS register.

Table A-80: HLA Syntax for pop and popfd

Instruction	Description
pop(destreg);	Pops a value from the stack into a register. destreg must be a 16-bit or 32-bit general-purpose register.
pop(destmem);	Pops a value from the stack into a memory variable. destmem must be a 16-bit or 32-bit memory variable.
popfd();	Pops the double word on the stack into the EFLAGS register .

Table A-81: Gas Syntax for pop and popfd

Instruction	Description
popw <i>destreg</i> ₁₆ popl <i>destreg</i> ₃₂	Pops a value from the stack into a register. <i>destreg_n</i> must be a 16-bit or 32-bit general-purpose register, as appropriate for the instruction suffix.
popw <i>destmem</i> ₁₆ popl <i>destmem</i> ₃₂	Pops a value from the stack into a memory variable. <i>destmem_n</i> must be a 16-bit or 32-bit memory variable, as appropriate for the instruction.
popfd	Pushes a copy of the EFLAGS register onto the stack.

Table A-82: MASM/TASM Syntax for pop and popfd

Instruction	Description
pop <i>destreg</i>	Pops a value from the stack into a register. <i>destreg</i> must be a 16-bit or 32-bit general-purpose register.
pop <i>destmem</i>	Pops a value from the stack into a memory variable. <i>destmem</i> must be a 16-bit or 32-bit memory variable.
popfd	Pops the double word on the stack into the EFLAGS register .

Table A-83: EFLAGS Settings for popfd

Flag	Setting
Carry	Set or cleared according to the value found on the stack.
Overflow	Set or cleared according to the value found on the stack.
Sign	Set or cleared according to the value found on the stack.
Zero	Set or cleared according to the value found on the stack.

A.25 ret

The `ret` instruction returns control from a subroutine. There are two forms of this instruction: one with no operand and one with a single constant operand. Both forms pop a return address from the stack and transfer control to the location specified by this *return address*. This is generally an address pushed onto the stack by a `call` instruction. The `ret` instruction with a 16-bit constant operand also zero extends the value to 32 bits and adds it to the ESP register (after popping the return address from the stack). This form automatically removes parameters passed on the stack by the calling code. These two instructions do not affect any flags in the EFLAGS register.

Table A-84: HLA Syntax for ret

Instruction	Description
<code>ret();</code>	Pops a return address from the stack and transfers control to that return address.
<code>ret(<i>constant</i>₁₆);</code>	Pops a return address from the stack, adds the constant operand's value to the ESP register, and then transfers control to the return address.

Table A-85: Gas Syntax for `ret`

Instruction	Description
<code>ret</code>	Pops a return address from the stack and transfers control to that return address.
<code>ret constant₁₆</code>	Pops a return address from the stack, adds the constant operand's value to the ESP register, and then transfers control to the return address.

Table A-86: MASM/TASM Syntax for `ret`

Instruction	Description
<code>ret</code>	Pops a return address from the stack and transfers control to that return address.
<code>ret constant₁₆</code>	Pops a return address from the stack, adds the constant operand's value to the ESP register, and then transfers control to the return address.

A.26 `sar`, `shr`, `shl`

The `sar`, `shr`, and `shl` instructions require two operands: a count and a destination. These instructions *shift* the destination operand count bits to the left or right (depending on the instruction).

The `sar` (shift arithmetic right) instruction copies all the bits in the destination operand from HO bit positions to LO bit positions, shifting them the number of positions specified by the count operand. The last bit shifted out of the LO bit position is shifted into the carry flag in the EFLAGS register. The HO bit is unaffected by the `sar` instruction.

The `shr` (shift right, or shift logical right) instruction shifts all the bits in the destination operand from HO bit positions to LO bit positions, shifting them by the number of positions specified by the count operand. The last bit shifted out of the LO bit position is shifted into the carry flag in the EFLAGS register. This instruction shifts a zero into the HO bit position after each bit shift occurs.

The `shl` (shift left, or shift logical left) instruction shifts all the bits in the destination operand from LO bit positions to HO bit positions shifting them by the number of positions specified by the count operand. The last bit shifted out of the HO bit position is shifted into the carry flag in the EFLAGS register. This instruction shifts a zero into the LO bit position after each shift operation.

The count operand can either be an immediate constant or the CL register.

Table A-87: HLA Syntax for `shl`, `shr`, and `sar`

Instruction	Description
<code>shl(constant, destreg);</code>	<code>destreg := destreg SHL constant</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>shl(constant, destmem);</code>	<code>destmem := destmem SHL constant</code> destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>shl(cl, destreg);</code>	<code>destreg := destreg SHL CL</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>shl(cl, destmem);</code>	<code>destmem := destmem SHL CL</code> destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>shr(constant, destreg);</code>	<code>destreg := destreg SHR constant</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>shr(constant, destmem);</code>	<code>destmem := destmem SHR constant</code> destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>shr(cl, destreg);</code>	<code>destreg := destreg SHR CL</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>shr(cl, destmem);</code>	<code>destmem := destmem SHR CL</code> destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>sar(constant, destreg);</code>	<code>destreg := destreg SAR constant</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>sar(constant, destmem);</code>	<code>destmem := destmem SAR constant</code> destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
<code>sar(cl, destreg);</code>	<code>destreg := destreg SAR CL</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>sar(cl, destmem);</code>	<code>destmem := destmem SAR CL</code> destmem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-88: Gas Syntax for `shl`, `sar`, and `shr`

Instruction	Description
<code>shlb constant, destreg₈</code> <code>shlw constant, destreg₁₆</code> <code>shll constant, destreg₃₂</code>	<code>destreg_n := destreg_n SHL constant</code> destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the instruction.
<code>shlb constant, destmem₈</code> <code>shlw constant, destmem₁₆</code> <code>shll constant, destmem₃₂</code>	<code>destmem_n := destmem_n SHL constant</code> destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the instruction.
<code>shlb cl, destreg₈</code> <code>shlw cl, destreg₁₆</code> <code>shll cl, destreg₃₂</code>	<code>destreg_n := destreg_n SHL CL</code> destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the instruction.
<code>shlb cl, destmem₈</code> <code>shlw cl, destmem₁₆</code> <code>shll cl, destmem₃₂</code>	<code>destmem_n := destmem_n SHL CL</code> destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the instruction.

Table A-88: Gas Syntax for shl, sar, and shr (continued)

Instruction	Description
shrb constant, destreg ₈ shrw constant, destreg ₁₆ shrl constant, destreg ₃₂	destreg _n := destreg _n SHR constant destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the instruction.
shrb constant, destmem ₈ shrw constant, destmem ₁₆ shrl constant, destmem ₃₂	destmem _n := destmem _n SHR constant destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the instruction.
shrb cl, destreg ₈ shrw cl, destreg ₁₆ shrl cl, destreg ₃₂	destreg _n := destreg _n SHR CL destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the instruction.
shrb cl, destmem ₈ shrw cl, destmem ₁₆ shrl cl, destmem ₃₂	destmem _n := destmem _n SHR CL destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the instruction.
sarb constant, destreg ₈ sarl constant, destreg ₃₂	destreg _n := destreg _n SAR constant destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the instruction.
sarb constant, destmem ₈ sarl constant, destmem ₃₂	destmem _n := destmem _n SAR constant destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the instruction.
sarb cl, destreg ₈ sarl cl, destreg ₃₂	destreg _n := destreg _n SAR CL destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the instruction.
sarb cl, destmem ₈ sarl cl, destmem ₃₂	destmem _n := destmem _n SAR CL destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the instruction.

Table A-89: MASM/TASM Syntax for shl, sar, and shr

Instruction	Description
shl destreg, constant	destreg := destreg SHL constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
shl destmem, constant	destmem := destmem SHL constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
shl destreg, cl	destreg := destreg SHL CL destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
shl destmem, cl	destmem := destmem SHL CL destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
shr destreg, constant	destreg := destreg SHR constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
shr destmem, constant	destmem := destmem SHR constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
shr destreg, cl	destreg := destreg SHR CL destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
shr destmem, cl	destmem := destmem SHR CL destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
sar destreg, constant	destreg := destreg SAR constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
sar destmem, constant	destmem := destmem SAR constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-89: MASM/TASM Syntax for `shl`, `sar`, and `shr` (continued)

Instruction	Description
<code>sar destreg, cl</code>	<code>destreg := destreg SAR CL</code> destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
<code>sar destmem, cl</code>	<code>destmem := destmem SAR CL</code> destmem must be an 8-bit, 16-bit, or 32-bit memory variable.

Table A-90: EFLAGS Settings for `shl`, `sar`, `shr`*

Flag	Setting
Carry	Contains the last bit shifted out of the LO bit position (<code>shr</code> , <code>sar</code>) or the HO bit position (<code>shl</code>).
Overflow	Set if the HO two bits change their values during the shift.
Sign	Set if the result has a one in its HO bit position.
Zero	Set if the result is zero.

* Actually, the flags are only defined if the shift count is one.

A.27 Conditional Set (Scc) Instructions

The 80x86 supports a wide variety of conditional set instructions that set an 8-bit register or memory location to zero or one based upon tests on the EFLAGS register. These instructions allow the CPU to set Boolean variables to true or false based on conditions computed by instructions such as `cmp` that affect the EFLAGS register. Note that these instructions do not modify the EFLAGS register. Here are the specific instructions and the conditions they test:

Table A-91: Conditional Set Instructions

Instruction	Description
HLA: <code>seta(reg₈);</code> <code>seta(mem₈);</code> MASM/TASM/Gas: <code>seta reg₈</code> <code>seta mem₈</code>	Conditional set if (unsigned) above (<code>carry = 0</code> and <code>zero = 0</code>). Stores a one in the destination operand if the result of the previous comparison found the first operand to be greater than the second using an unsigned comparison. Stores a zero into the destination operand otherwise.
HLA: <code>setae(reg₈);</code> <code>setae(mem₈);</code> MASM/TASM/Gas: <code>setae reg₈</code> <code>setae mem₈</code>	Conditional set if (unsigned) above or equal (<code>carry = 0</code>). See the description for <code>seta</code> for details.
HLA: <code>setb(reg₈);</code> <code>setb(mem₈);</code> MASM/TASM/Gas: <code>setb reg₈</code> <code>setb mem₈</code>	Conditional set if (unsigned) below (<code>carry = 1</code>). See the description for <code>seta</code> for details.

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: setbe(reg ₈); setbe(mem ₈); MASM/TASM/Gas: setbe reg ₈ setbe mem ₈	Conditional set if (unsigned) below or equal (carry = 1 or zero = 1). See the description for seta for details.
HLA: setc(reg ₈); setc(mem ₈); MASM/TASM/Gas: setc reg ₈ setc mem ₈	Conditional set if carry set (carry = 1). See the description for seta for details.
HLA: sete(reg ₈); sete(mem ₈); MASM/TASM/Gas: sete reg ₈ sete mem ₈	Conditional set if equal (zero = 1). See the description for seta for details.
HLA: setg(reg ₈); setg(mem ₈); MASM/TASM/Gas: setg reg ₈ setg mem ₈	Conditional set if (signed) greater (sign = overflow and zero = 0). See the description for seta for details.
HLA: setge(reg ₈); setge(mem ₈); MASM/TASM/Gas: setge reg ₈ setge mem ₈	Conditional set if (signed) greater or equal (sign = overflow or zero = 1). See the description for seta for details.
HLA: setl(reg ₈); setl(mem ₈); MASM/TASM/Gas: setl reg ₈ setl mem ₈	Conditional set if (signed) less than (sign <> overflow). See the description for seta for details.
HLA: setle(reg ₈); setle(mem ₈); MASM/TASM/Gas: setle reg ₈ setle mem ₈	Conditional set if (signed) less than or equal (sign <> overflow or zero = 1). See the description for seta for details.
HLA: setna(reg ₈); setna(mem ₈); MASM/TASM/Gas: setna reg ₈ setna mem ₈	Conditional set if (unsigned) not above (carry = 1 or zero = 1). See the description for seta for details.

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: setnae(reg ₈); setnae(mem ₈); MASM/TASM/Gas: setnae reg ₈ setnae mem ₈	Conditional set if (unsigned) not above or equal (carry = 1). See the description for seta for details.
HLA: setnb(reg ₈); setnb(mem ₈); MASM/TASM/Gas: setnb reg ₈ setnb mem ₈	Conditional set if (unsigned) not below (carry = 0). See the description for seta for details.
HLA: setnbe(reg ₈); setnbe(mem ₈); MASM/TASM/Gas: setnbe reg ₈ setnbe mem ₈	Conditional set if (unsigned) not below or equal (carry = 0 and zero = 0). See the description for seta for details.
HLA: setnc(reg ₈); setnc(mem ₈); MASM/TASM/Gas: setnc reg ₈ setnc mem ₈	Conditional set if carry clear (carry = 0). See the description for seta for details.
HLA: setne(reg ₈); setne(mem ₈); MASM/TASM/Gas: setne reg ₈ setne mem ₈	Conditional set if not equal (zero = 0). See the description for seta for details.
HLA: setng(reg ₈); setng(mem ₈); MASM/TASM/Gas: setng reg ₈ setng mem ₈	Conditional set if (signed) not greater (sign <> overflow or zero = 1). See the description for seta for details.
HLA: setnge(reg ₈); setnge(mem ₈); MASM/TASM/Gas: setnge reg ₈ setnge mem ₈	Conditional set if (signed) not greater than (sign <> overflow). See the description for seta for details.
HLA: setnl(reg ₈); setnl(mem ₈); MASM/TASM/Gas: setnl reg ₈ setnl mem ₈	Conditional set if (signed) not less than (sign = overflow). See the description for seta for details.

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: setnle(reg ₈); setnle(mem ₈); MASM/TASM/Gas: setnle reg ₈ setnle mem ₈	Conditional set if (signed) not less than or equal (sign = overflow and zero = 0). See the description for seta for details.
HLA: setno(reg ₈); setno(mem ₈); MASM/TASM/Gas: setno reg ₈ setno mem ₈	Conditional set if no overflow (overflow = 0). See the description for seta for details.
HLA: setns(reg ₈); setns(mem ₈); MASM/TASM/Gas: setns reg ₈ setns mem ₈	Conditional set if no sign (sign = 0). See the description for seta for details.
HLA: setnz(reg ₈); setnz(mem ₈); MASM/TASM/Gas: setnz reg ₈ setnz mem ₈	Conditional set if not zero (zero = 0). See the description for seta for details.
HLA: seto(reg ₈); seto(mem ₈); MASM/TASM/Gas: seto reg ₈ seto mem ₈	Conditional set if overflow (overflow = 1). See the description for seta for details.
HLA: sets(reg ₈); sets(mem ₈); MASM/TASM/Gas: sets reg ₈ sets mem ₈	Conditional set if sign set (sign = 1). See the description for seta for details.
HLA: setz(reg ₈); setz(mem ₈); MASM/TASM/Gas: setz reg ₈ setz mem ₈	Conditional set if zero (zero = 1). See the description for seta for details.

A.28 stos, stosb, stosd, stosw

The stos instructions do not require any explicit operands. These are the *store string* instructions that copy a value in AL, AX, or EAX into a range of memory locations. These instructions take two forms: the store string instruction by itself or a store string instruction with a “repeat” prefix.

Without a repeat prefix, these instructions copy the value in AL (`stosb`), AX (`stosw`), or EAX (`stosd`) to the memory location pointed at by EDI (the destination index register). After copying the data, the CPU either increments or decrements EDI by the size, in bytes, of the transfer. That is, `stosb` increments or decrements EDI by one, `stosw` increments or decrements EDI by two, and `stosd` increments or decrements EDI by four. These instructions determine whether to increment or decrement EDI based on the value of the *direction flag* in the EFLAGS register. If the direction flag is clear, the store string instruction increments EDI; if the direction flag is clear, the store string instruction decrements EDI.

If the repeat prefix is attached to one of these store string instructions, then the CPU repeats the store operation the number of times specified by the ECX register. Compilers typically use this instruction to clear out a block of bytes in memory (that is, set the block of bytes to all zeros).

These instructions do not affect any flags.

Table A-92: HLA Syntax for `stosb`, `stosd`, and `stosw`

Instruction	Description
<code>stosb();</code> <code>stosw();</code> <code>stosd();</code>	[edi] := AL [edi] := AX [edi] := EAX Copies the byte, word, or double word held in AL/AX/EAX to the memory location pointed at by EDI. After moving the data, these instructions increment EDI by 1, 2, or 4 if the direction flag is clear; they decrement EDI by 1, 2, or 4 if the direction flag is set.
<code>rep.stosb();</code> ; <code>rep.stosw();</code> <code>rep.stosd();</code>	[edi]..[edi+ecx-1] := AL/AX/EAX Copies the value in AL, AX, or EAX to a block of ECX bytes, words, or double words in memory, where EDI points. Increments or decrements EDI after each movement by the size of the data moved, based on the value of the direction flag.

Table A-93: Gas Syntax for `stosb`, `stosl`, `stosw`

Instruction	Description
<code>stosb</code> <code>stosw</code> <code>stosl</code>	[edi] := AL [edi] := AX [edi] := EAX Copies the byte, word, or double word held in AL/AX/EAX to the memory location pointed at by EDI. After moving the data, these instructions increment EDI by 1, 2, or 4 if the direction flag is clear; they decrement EDI by 1, 2, or 4 if the direction flag is set.
<code>rep movsb</code> <code>rep movsw</code> <code>rep movsd</code>	[edi]..[edi+ecx-1] := AL/AX/EAX Copies the value in AL, AX, or EAX to a block of ECX bytes, words, or double words in memory, where EDI points. Increments or decrements EDI after each movement by the size of the data moved, based on the value of the direction flag.

Table A-94: MASM/TASM Syntax for stosb, stosd, stosw

Instruction	Description
stosb	[edi] := AL
stosw	[edi] := AX
stosd	[edi] := EAX
	Copies the byte, word, or double word held in AL/AX/EAX to the memory location pointed at by EDI. After moving the data, these instructions increment EDI by 1, 2, or 4 if the direction flag is clear; they decrement EDI by 1, 2, or 4 if the direction flag is set.
rep movsb	[edi]..[edi+ecx-1] := AL/AX/EAX
rep movsw	Copies the value in AL, AX, or EAX to a block of ECX bytes, words, or double words in memory, where EDI points. Increments or decrements EDI after each movement by the size of the data moved, based on the value of the direction flag.
rep movsd	

A.29 sub

The `sub` instruction requires two operands: a source operand and a destination operand. It computes the difference of the values of these two operands and stores the difference back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the subtraction operation. (Note that `sub` affects the flags exactly the same way as the `cmp` instruction.)

Table A-95: HLA Syntax for sub

Instruction	Description
sub(constant, destreg);	destreg := destreg - constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
sub(constant, destmem);	destmem := destmem - constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
sub(srcreg, destreg);	destreg := destreg - srcreg destreg and srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
sub(srcmem, destreg);	destreg := destreg - srcmem destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
sub(srcreg, destmem);	destmem := destmem - srcreg srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-96: Gas Syntax for sub

Instruction	Description
subb constant, destreg ₈ subw constant, destreg ₁₆ subl constant, destreg ₃₂	destreg _n := destreg _n - constant destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
subb constant, destmem ₈ subw constant, destmem ₁₆ subl constant, destmem ₃₂	destmem _n := destmem _n - constant destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
subb srcreg ₈ , destreg ₈ subw srcreg ₁₆ , destreg ₁₆ subl srcreg ₃₂ , destreg ₃₂	destreg _n := destreg _n - srcreg _n destreg _n and srcreg _n must be 8-bit, 16-bit, or 32-bit general-purpose registers, as specified by the suffix.
subb srcmem ₈ , destreg ₈ subw srcmem ₁₆ , destreg ₁₆ subl srcmem ₃₂ , destreg ₃₂	destreg _n := destreg _n - srcmem _n destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, according to the suffix; srcmem _n can be any like-sized memory location.
subb srcreg ₈ , destmem ₈ subw srcreg ₁₆ , destmem ₁₆ subl srcreg ₃₂ , destmem ₃₂	destmem _n := destmem _n - srcreg _n srcreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as specified by the suffix; destmem _n can be any like-sized memory location.

Table A-97: MASM/TASM Syntax for sub

Instruction	Description
sub destreg, constant	destreg := destreg - constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
sub destmem, constant	destmem := destmem - constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
sub destreg, srcreg	destreg := destreg - srcreg destreg and srcreg must be 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
sub destreg, srcmem	destreg := destreg - srcmem destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
sub destmem, srcreg	destmem := destmem - srcreg srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-98: EFLAGS Settings for sub

Flag	Setting
Carry	Set if the difference of the two values produces an unsigned overflow.
Overflow	Set if the difference of the two values produces a signed overflow.
Sign	Set if the difference of the two values has a one in its HO bit position.
Zero	Set if the difference of the two values is zero.

A.30 test

The test instruction requires two operands: a source operand and a destination operand. It computes the logical AND of the values of these two operands but only updates the EFLAGS register; it does not store the result of the logical AND operation into either of the two operands. Note that test sets the flags exactly the same way as the AND instruction and is often used as an efficient way to test a register to see if it contains zero (by ANDing that register with itself). It is also often used to test to see if a particular bit in a binary value is set or clear.

Table A-99: HLA Syntax for test

Instruction	Description
test(constant, destreg);	destreg AND constant (result to EFLAGS) destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
test(constant, destmem);	destmem - constant (result to EFLAGS) destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
test(srcreg, destreg);	destreg - srcreg (result to EFLAGS) destreg and srcreg must be 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
test(srcmem, destreg);	destreg - srcmem (result to EFLAGS) destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
test(srcreg, destmem);	destmem - srcreg (result to EFLAGS) srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-100: Gas Syntax for test

Instruction	Description
testb constant, destreg ₈ testw constant, destreg ₁₆ testl constant, destreg ₃₂	destreg _n - constant (result to EFLAGS) destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
testb constant, destmem ₈ testw constant, destmem ₁₆ testl constant, destmem ₃₂	destmem _n - constant (result to EFLAGS) destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
testb srcreg ₈ , destreg ₈ testw srcreg ₁₆ , destreg ₁₆ testl srcreg ₃₂ , destreg ₃₂	destreg _n - srcreg _n (result to EFLAGS) destreg _n and srcreg _n must be 8-bit, 16-bit, or 32-bit general-purpose registers, as specified by the suffix.
testb srcmem ₈ , destreg ₈ testw srcmem ₁₆ , destreg ₁₆ testl srcmem ₃₂ , destreg ₃₂	destreg _n - srcmem _n (result to EFLAGS) destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, according to the suffix; srcmem _n can be any like-sized memory location.
testb srcreg ₈ , destmem ₈ testw srcreg ₁₆ , destmem ₁₆ testl srcreg ₃₂ , destmem ₃₂	destmem _n - srcreg _n (result to EFLAGS) srcreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as specified by the suffix; destmem _n can be any like-sized memory location.

Table A-101: MASM/TASM Syntax for test

Instruction	Description
test destreg, constant	destreg - constant (result to EFLAGS) destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
test destmem, constant	destmem - constant (result to EFLAGS) destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
test destreg, srcreg	destreg - srcreg (result to EFLAGS) destreg and srcreg must be 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
test destreg, srcmem	destreg - srcmem (result to EFLAGS) destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
test destmem, srcreg	destmem - srcreg (result to EFLAGS) srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-102: EFLAGS Settings for test

Flag	Setting
Carry	Cleared
Overflow	Cleared
Sign	Set if the logical AND of the two operands has a one in the HO bit position.
Zero	Set if the logical AND of the two operands produces a zero result.

A.31 xor

The xor instruction requires two operands: a source operand and a destination operand. It computes the exclusive-OR of the values of these two operands and stores the result back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the exclusive-OR operation.

Table A-103: HLA Syntax for xor

Instruction	Description
xor(constant, destreg);	destreg := destreg XOR constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
xor(constant, destmem);	destmem := destmem XOR constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
xor(srcreg, destreg);	destreg := destreg XOR srcreg destreg and srcreg must be 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.

Table A-103: HLA Syntax for xor (continued)

Instruction	Description
xor(srcmem, destreg);	destreg := destreg XOR srcmem destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
xor(srcreg, destmem);	destmem := destmem XOR srcreg srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-104: Gas Syntax for xor

Instruction	Description
xorb constant, destreg ₈ xorw constant, destreg ₁₆ xorl constant, destreg ₃₂	destreg _n := destreg _n XOR constant destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
xorb constant, destmem ₈ xorw constant, destmem ₁₆ xorl constant, destmem ₃₂	destmem _n := destmem _n XOR constant destmem _n must be an 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
xorb srcreg ₈ , destreg ₈ xorw srcreg ₁₆ , destreg ₁₆ xorl srcreg ₃₂ , destreg ₃₂	destreg _n := destreg _n XOR srcreg _n destreg _n and srcreg _n must be 8-bit, 16-bit, or 32-bit general-purpose registers, as specified by the suffix.
xorb srcmem ₈ , destreg ₈ xorw srcmem ₁₆ , destreg ₁₆ xorl srcmem ₃₂ , destreg ₃₂	destreg _n := destreg _n XOR srcmem _n destreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, according to the suffix; srcmem _n can be any like-sized memory location.
xorb srcreg ₈ , destmem ₈ xorw srcreg ₁₆ , destmem ₁₆ xorl srcreg ₃₂ , destmem ₃₂	destmem _n := destmem _n XOR srcreg _n srcreg _n must be an 8-bit, 16-bit, or 32-bit general-purpose register, as specified by the suffix; destmem _n can be any like-sized memory location.

Table A-105: MASM/TASM Syntax for xor

Instruction	Description
xor destreg, constant	destreg := destreg XOR constant destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register.
xor destmem, constant	destmem := destmem XOR constant destmem must be an 8-bit, 16-bit, or 32-bit memory variable.
xor destreg, srcreg	destreg := destreg XOR srcreg destreg and srcreg must be 8-bit, 16-bit, or 32-bit general-purpose registers. They must both be the same size.
xor destreg, srcmem	destreg := destreg XOR srcmem destreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. srcmem can be any like-sized memory location.
xor destmem, srcreg	destmem := destmem XOR srcreg srcreg must be an 8-bit, 16-bit, or 32-bit general-purpose register. destmem can be any like-sized memory location.

Table A-106: EFLAGS Settings for `xor`

Flag	Setting
Carry	Cleared
Overflow	Cleared
Sign	Set if the logical XOR of the two operands has a one in the HO bit position.
Zero	Set if the logical XOR of the two operands produces a zero result.